Electrical component speed is a major constraint in high-speed communications. To overcome this constraint, electrical components are now being replaced by optical components. The application of optical switching phenomena has been used to construct the design of the D flip-flop and T flip-flop based on the electro-optic effect in a Mach-Zehnder interferometer (MZI). The MZI structures show the powerful ability to switch the optical signal from one output port to the other. Hence, it is possible to construct some complex optical combinational digital circuits using the electro-optic-effect-based MZI structure as a basic building block. This paper constitutes the mathematical description of the proposed device and thereafter compilation using MATLAB. The study is carried out by simulating the proposed device with the beam propagation method.
INTRODUCTION
Due to the ever-increasing demand for bandwidth, it is intensely challenging to scale electronic devices to greater transmission rates primarily due to their power dissipation and energy utilization. Optical packet shifting is a pleasing substitute to boost the router's forwarding speed. An essential section of any router is a memory unit, which is necessary for briefly storing the header intelligence of a packet. Optics appears as an encouraging technology for applications requiring high-speed latch and memory elements such as optical packet routing, regeneration, and ultrafast computing [1] [2] [3] . Optical flip-flops (FFs) act as the fundamental building sections [4] [5] [6] , and, when mounted with other combinational circuits, can attain further sophisticated services such as shift registers, counters, D-FF, T-FF [2] , and RAM cells [3] . To date, distinct optical flip-flops have been suggested based on multimode interference bistable laser diodes [7] , coupled laser diodes [8] , or coupled Mach-Zehnder interferometers (MZIs) [9] . An all-optical delay flip-flop is outlined employing two quantum dot (QD) semiconductor assisted MZIs, which can perform both PET and NET operations [10] . The optical bistability of a flip-flop architecture based on a single SOA-MZI with a feedback loop is studied theoretically [11, 12] . The optical switching phenomenon in LiNbO 3 -based MZIs has been studied, and its effectiveness in the implementation of various optical logic gates, combinational circuits, and routers has been shown [13] [14] [15] [16] [17] [18] [19] [20] [21] . Raghuwanshi et al. used the electrooptic-effect-based MZI structure to construct sequential logic circuits [22] in which they have implemented D flip-flop, but they have not shown Q n in their circuit anywhere. After that, they have also shown the implementation of a 2-bit ripple counter, where they have obtained Q n by placing a photo-detector after Q n and giving that output electrical signal to a second electrode of another MZI, which acts as an inverter), and the second output of that MZI gives us Q n . Doing so, there is a limitation in implementing any sequential logic circuit that makes use of Q n , because, as we convert Q n into an electrical signal and then apply that electrical signal to another electrode, there is a certain amount of delay to obtain Q n , due to which a limitation on the switching speed of input data (D n ) is imposed.
In this paper, the flip-flops are implemented with the help of MZIs by using beam propagation method (BPM), and their results are verified with the help of MATLAB and used to analyze the proposed device. The basic working principle of the feedbacked MZI, its mathematical description, and the results of the BPM have been presented in Section 2. With the help of the feedbacked MZI, D-FF and T-FF are proposed, and their MATLAB simulation is presented in Section 3. The results obtained through the BPM and their discussions are presented in Section 4. Finally, Section 5 concludes the paper. Figure 1(a) shows the schematic diagram of a single LiNbO 3 -based MZI with feedback. Figure 1(b) shows the schematic diagram of the delay unit applicable to the feedbacked MZI using the lithium niobate switch and the fiber loop. The numbers indicate the delay associated with each loop [22, 23] .
DESCRIPTION OF FEEDBACKED MACH-ZEHNDER INTERFEROMETER
The prime function of the 1-bit delay unit is to give the state of the past output signal as feedback, so as to extract the current output. The current output depends upon the data signal applied at the second electrode of the MZI and the previous output signal states. The 1-bit delay unit time interval depends upon the data rate of the input bit stream. A hybrid optical time delay unit using lithium niobate switches with precisely produced fiber loops can be used to produce the desired amount of time delay [23] . Figure 1 (b) also shows the delay unit, which can be used for the proposed device. It incorporates two lithium niobate, where each includes two 4 × 4 networks formed by four-directional couplers. The directional couplers are controlled by bias electrodes and single switching voltages. The 4 × 4 switching mechanism is joined by proper lengths of fibers, which give delay in the multiple of 44 ps [22, 23] . The end faces of each die are covered with antireflection material to hold the interface reflection in check. With a view to give the large extinction ratio between delay paths, a "crosstalk avoidance" algorithm is used when a given delay path is set up. Creating the desired delay paths, the state of eight of the fourteen switch elements in the time delay unit is defined. Crosstalk introduced at each of these switches circulates through the device and couples back into the original signal path at a consecutive switch. The crosstalk signal propagates through a different group of fibers, so it will have a different delay time, due to which the extinction ratio at the output of the device is increased. As the light can couple back into the signal path due to the insufficiency of a switch set to discard it, its power level will be down by twice the crosstalk value (in decibels) for one of the switches. The described mechanism provides the desired time delay for the operation of the sequential circuits. From Fig. 1(a) , the expression can be written as follows [17] :
(1)
where α 1 is the attenuation constant of the first directional coupler represented toward the input side of Fig. 1(a) . X 1 is the first output port of the first directional coupler, and X 2 is the second output port of the first directional coupler. E in is the optical signal applied at the first input port of the MZI, and Q t−1 is the previous output, which is being fed at the second input port of the MZI. In matrix form, Eqs. (1) and (2) can be represented as follows:
In the same manner, we can write the expression
where Y 1 is the first input port of the second directional coupler, and Y 2 is the second input port of the second directional coupler. In matrix form, it can be represented as
In the case of the second coupler, we can write the equation to obtain the output signals as follows:
In Eqs. (5) and (6), α 2 represents the attenuation constant of the second directional coupler, represented toward the output side of Fig. 1(a) . We can represent Eqs. (5) and (6) in matrix form as follows:
Now substituting the value of X 1 , X 2 , Y 1 and Y 2 from Eqs. (3) and (4) in Eq. (7), we get
Simplifying the above equation, we can write the expression for the first output port of the MZI as follows:
Hence we can write
Here, φ 1 π∕V π V 1 and φ 2 π∕V π V 2 . V π is the voltage at which the phase difference between the optical signals across the two arms of interferometers is π. In order to achieve the highest extinction ratio the attenuation constants are taken as α 1 α 2 0.5 [17, 18] . The extinction ratio can be represented as the ratio of the maximum and the minimum power levels of the transfer function. If the minimum power level of the transfer function is zero, we have the infinite extinction ratio. To achieve the highest extinction ratio, we require 50% of the power-splitting ratio for optical couplers [17] . Hence, ideally the couplers used in designing the device must have the attenuation constants 0.5. Hence, we can write
We assume that φ 1 φ 2 ∕2 φ 0 and φ 1 − φ 2 Δφ. In the same manner, we can write
Q t e Figure 2 shows the simulation results of the single MZI with feedback obtained for different values of control signals applied to the second electrode of the MZI.
DESIGN OF D AND T FLIP-FLOPS USING MZIS
The application of flip-flops is essential in order to improve the flexibility in complex sequential logic circuits. Many researchers have shown their interest to implement an all-optical flip-flop using SOA-MZIs, but SOA-MZIs have a major drawback of gain saturation. Figure 3 shows the schematic diagram of the D flip-flop using MZIs. Here, an optical signal is given to the first input port of MZI1. The first output port of MZI1 is connected to the first input port of MZI3. After that, the first output port of MZI3 is considered as Q n (present output of flip-flop), and then it is fed back into the second input port of MZI3 using a 1-bit delay element. Similarly, the second output port of MZI1 is connected to the first input port of MZI2, the first output port of which is taken as Q n (present complement output), and it is fed back into the second input port of MZI2 using a 1-bit delay element. Data D n is given as the control signal to the second electrode of MZI1, and clock (CLK) is given as the control signal to the second electrodes of MZI2 and MZI3.
A. Design of D Flip-Flop
For feedbacked MZI3 (in Fig. 3 ), using the relation of the single stage feedbacked MZI structure from Eqs. (10), we can write the expression for the output of the D flip-flop as follows:
Q n e
Similarly for Q n we can write
The function table of the D flip-flop is shown in Table 1 . It is clear from the table that when the clock signal arrives, the data that are applied to the D-input of the flip-flop appear at the output Q n of the flip-flop, and when there is no clock signal, previous data appear at the output. The function table is verified by the BPM simulation results shown in Fig. 8 . Figure 4 shows MATLAB simulation results of the D flipflop, where the first row represents the CLK signal, which acts as a control signal applied to the second electrode of MZI2 and MZI3. The second row represents the data signal, which acts as a control signal applied to the second electrode of MZI1. Similarly, the third and fourth rows represent the output signal Q n and the complement output signal Q n . Figure 5 shows the schematic diagram of the T flip-flop using MZIs. Here, an optical signal is given to the first input port of MZI1, the first output port of which is connected to the first input port of MZI2. Similarly, the second output port of MZI1 is connected to the second input of MZI2. The first output port of MZI2 is connected to the first input port of MZI4, the first output port of which is taken as Q m , and then this Q m (present output of T flip-flop) is fed back into the second input port of MZI4 using a 1-bit delay element. The second output port of MZI2 is connected to the first input port of MZI3, the first output port of which is taken as Q m (present complement output of T-flip-flop), which is then fed back into the second input port of MZI3. Toggle signal T m is given as the control signal to the second electrode of MZI1. The complement output Q m is provided to a PIN photo-detector via a 1-bit delay element, which converts the optical signal to an electrical signal, which is given to the amplifier, which amplifies the signal obtained from the photo-detector, and then this electrical signal is given as the control signal to the second electrode of MZI2. Clock (CLK) is given as the control signal to the second electrodes of MZI3 and MZI4.
B. Design of T Flip-Flop
For the T flip-flop (as shown in Fig. 5 ), the combination of MZI1 and MZI2 constitutes the X-NOR and XOR logic gates. The first and second output ports of MZI2 provide X-NOR and XOR logic, respectively. So, the mathematical expression for the first output port of MZI2 can be written as follows [16] : 
Similarly for the second output port of MZI2 the mathematical expression can be written as follows [16] :
For feedbacked MZI4 (in Fig. 5 ), using the relation of the single stage feedbacked MZI structure from Eqs. (10), finally, we can write the expression for the output of the T flip-flop from feedbacked MZI4 by using Eq. (10) 
The function table of the T flip-flop is shown in Table 2 . It is clear from the table that when the T m input is equal to 0, Fig. 10 . Figure 6 shows the MATLAB simulation results of the T flip-flop, where the first row represents the CLK signal, which acts as a control signal applied to the second electrode of MZI3 and MZI4. The second row represents the toggle signal T m , which acts as a control signal applied to the second electrode of MZI1. The third row represents the output signal Q m , and the fourth row represents the complement output signal Q m .
DESIGN OF D AND T FLIP-FLOPS USING BPM
Further extending, OptiBPM is used to analyze the proposed structures [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] . OptiBPM basically works on the principle of the finite difference beam propagation method (FD-BPM) and provides complete information of the optical waveguide depending upon its refractive index profile, structure, and material used for construction of the optical waveguide. The radiation and the guided field can be examined simultaneously.
A. Design of D Flip-Flop
The layout of the D flip-flop consists of three MZIs as shown in Fig. 7 . Here, an optical signal is given to input 1 of MZI1. The output port 1 of MZI1 is connected to the first input port of MZI3. The first output port of MZI3 is considered as Q n . The second output port of MZI1 is connected to the first input port of MZI2. The first output port of MZI2 is taken as Q n . Data D n is given as the control signal to the second electrode of the first MZI, and clock (CLK) is given as the control signal to the second electrode of MZI2 and MZI3.
Depending on the combination of input data D n and clock signal (in the form of voltages applied at electrodes of MZIs), the output Q n will vary. The different combinations of control signals are applied to the proposed device as shown in Fig. 8 , and its corresponding responses can be discussed as follows.
Case 1: D n 1; Clock 1 As the data signal D n is equal to 1 (i.e., 6.75 V is being applied to the second electrode of MZI1), the light emerges out of the first output port of MZI1 and goes to the first input port of MZI3. It is also given that the clock signal is equal to 1, meaning that 6.75 V voltage is applied to the second electrode of MZI2 and MZI3. But light is only entering from the first input port of MZI3; output light will only come out of the first output port of MZI3, which is Q n . So, Q n 1 and Q n 0 (as shown in Fig. 8 ).
Case 2: D n 1; Clock 0 In this case, the data signal is kept at 1, but the clock signal is varied from 1 to 0 (meaning that the voltage at the second electrode of MZI3 is varied from 6.75 to 0 V), due to which the light signal appears at the first output port of MZI1, enters the first input port of MZI3, and then comes out of the flipflop from the second output port of MZI3 (as shown in Fig. 3 ). Also, due to the 1-bit delay element introduced between the first output port of MZI3 and the second input port of MZI3, the previous Q n is given back to the second input port of MZI3. Due to the clock being set at 0, the fed back Q n emerges out of the first output port of MZI3 (as shown in Fig. 8 ).
Case 3: D n 0; Clock 1 In this case, the data signal is varied from 1 to 0, and the clock signal is set at 1. As the voltage applied to the second electrode of MZI1 is set equal to 0 V, the light signal (which is constantly being fed to the first input port of MZI1) comes out of the second output port of MZI1 and enters the first input port of MZI2. Since the clock signal is set equal to 1 for the present case, light will come out of the first output port of MZI2, which is Q n . At the same time, due to the feedback applied between the first output port of MZI3 and the second input port of MZI3 through the 1-bit delay element, a previous value of Q n comes at that port (which is equal to 1 in the previous case, i.e., case 2). Feedback light comes out of the second output port of MZI3 because 6.75 V is applied to the second electrode of MZI3. So, Q n 0 and Q n 1 (as shown in Fig. 8 ).
Case 4: D n 1; Clock 0 In this case, the data signal is set back to 1 (i.e., 6.75 V is applied to the second electrode of MZI1). Due to this, light comes out of the first output port of MZI1 and enters the first input of MZI3, which further comes out of MZI3 at the second output port because of the clock signal set at 0. At the same time, due to the feedback applied between the first output port of MZI2 and the second input port of MZI2 through the 1-bit delay element, the previous value of Q n comes at that port (which is equal to 1 in the previous case, i.e., case 3). Since the clock signal is set equal to 0, feedback light comes out of the first output port of MZI2. So, Q n 0 and Q n 1 (as shown in Fig. 8 ).
Case 5: D n 0; Clock 0 In this case, the data signal is again set back to 0. Due to this, light appears at the second output port of MZI1, enters the first input port of MZI2, and then comes out of the second output port of MZI2 because 0 V is applied to the second electrode of MZI2. At the same time, the previous Q n is being fed back to the second input port of MZI3, which comes out of the first output port of MZI3 because 0 V is applied to the second electrode of MZI3 resulting in Q n 1 and Q n 0 (as shown in Fig. 8 ).
Case 6: D n 1; Clock 1 In this case, once again the data signal is kept at 1 (meaning thereby 6.75 V is applied to the second electrode of MZI1). Due to this, light comes out of the first output port of MZI1 and appears at the first input port of MZI3, which further comes out of the first output port of MZI3 because 6.75 V is applied to the second electrode of MZI3 (i.e., the clock signal is equal to 1). At the same time, the previous Q n 1 is fed back into the second input port of MZI3, which comes out of the second output port (because 6.75 V is applied to the second electrode of MZI3). So, Q n 1 and Q n 0 (as shown in Fig. 8) .
B. Design of T Flip-Flop
The BPM layout diagram of the T flip-flop is shown in Fig. 9 . Here, the control signals are arranged similarly to the previous case. As shown in The result of the T flip-flop obtained from the BPM is shown in Fig. 10 . It can be verified by Table 2 , which is the truth table of the T flip-flop obtained from MATLAB (as shown in Fig. 6 ). The different combinations of control signals are applied to the proposed device as shown in Fig. 10 , and its corresponding responses can be discussed as follows. In this case, the T m (Toggle) signal is set equal to 1 (meaning thereby 6.75 V voltage is applied to the second electrode of MZI1), due to which light comes out of the first output port of MZI1 and appears at the first input port of MZI2. Also, Q m−1 is equal to 6.75 V. So, the light signal appearing at the first input port of MZI2 will come out from its first output port and appear at the first input port of MZI4. Since the clock signal is also set equal to 1, light will emerge out of the first output of MZI4, which is Q m . At the same time, the previous Q m that is being fed back into the input port of MZI3 comes out of the second input port of MZI3 because 6.75 V voltage is applied to its second electrode (clock signal is set equal to 1). So, Q m 1 and Q m 0 (as shown in Fig. 10 ).
Case 2: T m 1; Q m−1 0; Clock 0 In this case, the T m (Toggle) signal is kept at 1, due to which light comes out of the first output port of MZI1, enters the first input port of MZI2, and then comes out from its second output port (because Q m in case 1 was equal to 0). This light signal appears at the first input port of MZI3. Since the clock signal is equal to zero, the light signal emerges out of the second output port of MZI3. At the same time, the light signal (i.e., Q m 1 in case 1) that is being fed back from the first output port of MZI4 using a delay element again comes out of the first output port of MZI4, because 0 V (clock signal = 0) is applied at the second electrode of MZI4. So, Q m 1 and Q m 0 (as shown in Fig. 10 ).
Case 3: T m 1; Q m−1 0; Clock 1 In this case, the T m (Toggle) signal is again kept at 1, due to which light comes out of the first output port of MZI1, enters the first input port of MZI2, and then comes out from its second output port (because Q m in case 2 was equal to 0). This light signal appears at the first input port of MZI3. Since the clock signal is equal to 1, the light signal emerges out of the first output port of MZI3. At the same time, the light signal (i.e., Q m 1 in case 2) that is being fed back from the first output port of MZI4 into the second input port of MZI4 using a delay element comes out of the second output port of MZI4, because 6.75 V (clock signal = 1) is applied at the second electrode of MZI4. So, Q m 0 and Q m 1 (as shown in Fig. 10 ).
Case 4: T m 0; Q m−1 1; Clock 0 In this case, the T m (Toggle) signal is varied from 1 to 0 (i.e., voltage at second electrode of MZI1 is varied from 6.75 to 0 V), due to which light emerges out of the second output port of MZI1, appears at the second input port of MZI2, and then comes out of the second output port of MZI2 (because Q m in case 3 was equal to 1). This light signal enters the first input port of MZI3. Since the clock signal is equal to 0, the light signal emerges out of the second output port of MZI3. At the same time, the light signal (i.e., Q m 1 in case 3) that is being fed back from the first output port of MZI3 back into the second input port of MZI3 using a delay element again comes out of the first output port of MZI3, because 0 V (clock signal = 0) is applied at the second electrode of MZI3. So, Q m 0 and Q m 1 (as shown in Fig. 10 ).
Case 5: T m 0; Q m−1 1; Clock 1 In this case, the T m (Toggle) signal is kept at 0 (i.e., voltage at second electrode is 0 V), due to which light emerges out of the second output port of MZI1, appears at the second input port of MZI2, and then comes out from its second output port (because Q m in case 4 was equal to 1). This light signal enters the first input port of MZI3. Since the clock signal is equal to 1, the light signal emerges out of the first output port of MZI3. At the same time, the light signal (i.e., Q m 1 in case 4) that is being fed back from the first output port of MZI3 into the second input port of MZI3 using a delay element comes out of the second output port of MZI3, because 6.75 V (clock signal = 1) is applied at the second electrode of MZI3. So, Q m 0 and Q m 1 (as shown in Fig. 10 ).
Case 6: T m 1; Q m−1 1; Clock 0 T m (Toggle) signal is again varied from 0 to 6.75 V, due to which the light signal comes out of the first output port of MZI1, appears at the first input port of MZI2, and then comes out from its first output port of MZI2 (because Q m is equal to 1 in case 5). Then, this light comes out of the second output port of MZI4 because the clock signal is set equal to 0 V. At the same time, the light signal (i.e., Q m 1 in case 5) that is being fed back from the first output port of MZI3 back into the second input port of MZI3 using a delay element comes out of the first output port of MZI3, because 0 V (clock signal = 0) is applied at the second electrode of MZI3. So, Q m 0 and Q m 1 (as shown in Fig. 10 ).
CONCLUSION
The proposed devices are discussed with appropriate mathematical analysis, and the results are obtained using MATLAB simulation. The discussed method is verified using the BPM. The paper includes detailed discussion of the flipflop. It presents the guideline to realize D-flip-flop and Tflip-flop by using feedbacked MZIs. The proposed scheme would be a promising basic building module in optical networks and computing systems for complex operations. The results furnished in this paper will be a stepping stone in the area of designing DWDM optical components for optical network systems.
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